Electrical and Information Technology

Faculty of Engineering, LTH

Denna sida på svenska This page in English


PhD dissertation by Muris Sarajlic: Hardware-Conscious Wireless Communication System Design


From: 2019-02-25 09:15
Place: E:1406, E-building, Ole Römers väg 3, LTH, Lund University
Save event to your calendar

Author: Muris Sarajlic, Department of EIT

Location:  E:1406, E-building, Ole Römers väg 3, LTH, Lund University

Faculty opponent: Professor Christoph Studer

Thesis for download (PDF)


The work at hand is a selection of topics in efficient wireless communication system design, with topics logically divided into two groups.

One group can be described as hardware designs conscious of their possibilities and limitations. In other words, it is about hardware that chooses its configuration and properties depending on the performance that needs to be delivered and the influence of external factors, with the goal of keeping the energy consumption as low as possible. Design parameters that trade off power with complexity are identified for analog, mixed signal and digital circuits, and implications of these tradeoffs are analyzed in detail. An analog front end and an LDPC channel decoder that adapt their parameters to the environment (e.g. fluctuating power level due to fading) are proposed, and it is analyzed how much power/energy these environment-adaptive structures save compared to non-adaptive designs made for the worst-case scenario. Additionally, the impact of ADC bit resolution on the energy efficiency of a massive MIMO system is examined in detail, with the goal of finding bit resolutions that maximize the energy efficiency under various system setups.

In another group of themes, one can recognize systems where the system architect was conscious of fundamental limitations stemming from hardware.
Put in another way, in these designs there is no attempt of tweaking or tuning the hardware. On the contrary, system design is performed so as to work around an existing and unchangeable hardware limitation. As a workaround for the problematic centralized topology, a massive MIMO base station based on the daisy chain topology is proposed and a method for signal processing tailored to the daisy chain setup is designed. In another example, a large group of cooperating relays is split into several smaller groups, each cooperatively performing relaying independently of the others. As cooperation consumes resources (such as bandwidth), splitting the system into smaller, independent cooperative parts helps save resources and is again an example of a workaround for an inherent limitation.

From the analyses performed in this thesis, promising observations about hardware consciousness can be made. Adapting the structure of a hardware block to the environment can bring massive savings in energy, and simple workarounds prove to perform almost as good as the inherently limited designs, but with the limitation being successfully bypassed. As a general observation, it can be concluded that hardware consciousness pays off.